Design of Novel MSK Architectures using R-F Bit
نویسندگان
چکیده
منابع مشابه
Novel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata
Application of quantum-dot is a promising technology for implementing digital systems at nano-scale. Quantum-dot Cellular Automata (QCA) is a system with low power consumption and a potentially high density and regularity. Also, QCA supports the new devices with nanotechnology architecture. This technique works </...
متن کاملA Novel Selection Diversity Technique for MSK using Hardlimiter Output
Often mobile radio channels encounter severe fading obstructions. A link stabilization may be achieved using diversity. In this contribution, a selection diversity technique for MSK allowing synchronization as well is proposed. With the aid of characteristic functions, its properties are derived. Using both analysis and simulation, the criteria are compared and show similar performance. Both cr...
متن کاملnovel design of n-bit controllable inverter by quantum-dot cellular automata
application of quantum-dot is a promising technology for implementing digital systems at nano-scale. quantum-dot cellular automata (qca) is a system with low power consumption and a potentially high density and regularity. also, qca supports the new devices with nanotechnology architecture. this technique works based on electron interactions inside quantum-dots leading to emergence of quantum ...
متن کاملDesign of 8 Bit, 16 Bit and 32 Bit Lfsr for Pn Sequence Generation Using Vhdl
LFSR (Linear Feedback Shift Register) is commonly employed in various cryptography applications to generate pseudo-random numbers. The overall number of random state produced by the LFSR is determined by the feedback polynomial. LFSR is a shift register in which some of their outputs are taken in exclusive-OR format that forms the feedback path. So it capable to generate maximum of 2-1 random s...
متن کاملA Novel Design of 9-bit Pipeline Adc
In this paper, design of low power, 9-bit pipeline ADC architecture is introduced .A pipeline ADC architecture has a 3-stage pipeline ADC with 3-bit flash ADC followed by a 3-bit DAC at each stage. A novel approach to design a 3-bit ADC is implemented; this design offers less number of comparator and low power consumption with less circuit complexity based on this idea a 9-bit ADC is simulated ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Elektronika ir Elektrotechnika
سال: 2016
ISSN: 2029-5731,1392-1215
DOI: 10.5755/j01.eie.22.3.15322